Senior Power Management IP Verification & Validation Engineer

SambaNova Systems · San Jose, California, United States · Engineering

Posted 2026-08-29

Apply for this role →

About the role

The VLSI Power Engineer role at SambaNova Systems requires a Master's or Ph.D. degree along with 7+ years of experience in verification and post-silicon validation for hardware accelerators. The ideal candidate has a solid grasp of computer architecture fundamentals to understand the intricacies of the Reconfigurable Dataflow Unit (RDU) architecture, since this role owns verification of the power management system that is tightly coupled to the RDU across both pre-silicon and post-silicon stages. The engineer will be responsible for delivering a bug-free design in close collaboration with RTL design teams, applying industry-standard verification methodologies such as UVM and SVA. Beyond pre-silicon work, the role extends into silicon bring-up, validation, and testing. Candidates should bring strong proficiency in SystemVerilog, along with working proficiency in C/C++, Python, and shell scripting to build and maintain verification flows and tooling.

Responsibilities

Define and plan pre-silicon verification strategy during the early stages of the project

Execute pre-silicon verification of Power IPs, driving toward high functional and code coverage targets

Following chip arrival, lead functional and system-level validation efforts of Power IPs to support low-power, high-performance rack system delivery

Required Qualifications

Master's or Ph.D. in Electrical Engineering, Computer Engineering, or Computer Architecture

7+ years of experience in verification and post-silicon validation for hardware accelerators

Hands-on experience with UVM and SVA in a SystemVerilog verification environment

Hands-on experience with hardware validation, debugging, and testing

Strong cross-functional collaboration and technical communication skills to effectively bridge RTL design and pre-silicon verification/post-silicon validation teams

Preferred Qualifications

Domain knowledge of power management, RDU architecture, and computer architecture fundamentals

Experience leveraging modern AI tools and AI-assisted workflows (e.g., for Python/Bash scripting) to automate flows, boost productivity, and streamline simulation post-processing

Base Salary Range:

Base Pay Range

$250,000—$350,000 USD

Apply for this role →

← Back to all jobs